ITA | ENG
PORTALE DELLA DIDATTICA

Ricerca CERCA
  KEYWORD

Keyword: DESIGN SPACE EXPLORATION

azienda TESI AZIENDA esteroTESI ALL'ESTERO Advanced 3D-ICE Thermal Modelling: Driving Innovation in High-Performance Computing Architecture Design  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Development of a tool for Design Space Exploration (DSE) for spiking neural networks.  DI CARLO STEFANO  SAVINO ALESSANDRO  DAUIN - GR-24 - SMILIES - reSilient coMputer archItectures and LIfE Sci
Exploration and mapping on ultra-parallel heterogeneous architectures: A performance analysis and exploration of a NAS algorithm for deep neural networks  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
esteroTESI ALL'ESTERO Integrating design space exploration in modern compilation toolchains  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA esteroTESI ALL'ESTERO Machine Learning-Assisted Run-Time Power and Thermal Estimation in High-Performance Computing Processors  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA esteroTESI ALL'ESTERO PPACT Evaluation of a Vector Functional Unit  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA esteroTESI ALL'ESTERO Pioneering ARM DSU big.LITTLE Cluster Optimization  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA


© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
Contatti